Part Number Hot Search : 
74HC149 D156M IRG7P SR1020 60N03 11OY01IR PTH050 324VB
Product Description
Full Text Search
 

To Download LCX007BNB Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  description the LCX007BNB is a 3.4cm diagonal active matrix tft-lcd panel addressed by polycrystalline silicon super thin film transistors with built-in peripheral driving circuit. this panel, with polarizers on the both faces, displays black-and-white images suitable to video- photographic printers and other applications. this panel provides a wide aspect ratio of 16 : 9, such as those represented in hd. the built-in side- black function also allows an aspect ratio of 4 : 3 in the ntsc/pal mode. this panel has a polysilicon tft high-speed scanner and built-in function to display images up/down and/or right/left inverse. the built-in 5v interface circuit leads to lower voltage of timing system and control signals. features the number of active dots: 512,880 (1.35-inch; 3.4cm in diagonal) horizontal resolution: 600 tv lines high optical transmittance: 16.5% (typ.) high contrast ratio with normally white mode: 190 (typ.) built-in h and v drivers (built-in input level conversion circuit, 5v driving possible) ntsc/ntsc-wide/hd (band: 20mhz) mode selectable (pal/pal-wide mode also available through conversion of scanned dot numbers by an external ic) up/down and/or right/left inverse display function side-black function 16 : 9 and 4 : 3 aspect-ratio switching function element structure dots 16 : 9 display : 1068.5 (h) 480 (v) = 512,880 4 : 3 display : 799.5 (h) 480 (v) = 383,760 built-in peripheral driver using polycrystalline silicon super thin film transistors. applications video- photographic printers etc. ?1 LCX007BNB e95816a68-ps 3.4cm (1.35-inch) black-and-white lcd panel sony reserves the right to change products and specifications without prior notice. this information does not convey any license by any implication or otherwise under any patents or other right. application circuits shown, if any, are typical examples illustrating the operation of the devices. sony cannot assume responsibility for any problems arising out of the use of these circuits.
?2 LCX007BNB block diagram 1 8 10 11 6 7 16 15 14 17 13 12 5 18 9 2 3 4 19 h shift register (bidirectional scanning) input signal level shifter up/down or right/left inversion 4 : 3/16 : 9 control circuit v shift register (bidirectional scanning) v shift register (bidirectional scanning) side black control circuit sid hst hck1 hck2 wid rgt vst vck pcg dwn enb clr hv dd vv dd v ss sig1 (g) sig2 (r) sig3 (b) com com pad
?3 LCX007BNB absolute maximum ratings (v ss = 0v) h driver supply voltage hv dd ?.0 to +20 v v driver supply voltage vv dd ?.0 to +20 v common pad voltage com ?.0 to +17 v h shift register input pin voltage hst, hck1, hck2 ?.0 to +17 v rgt, wid v shift register input pin voltage vst, vck, pcg ?.0 to +17 v clr, enb, dwn video signal input pin voltage sig1, sig2, sig3, sid ?.0 to +15 v operating temperature topr ?0 to +70 ? storage temperature tstg ?0 to +85 ? operating conditions (v ss = 0v) supply voltage hv dd 15.7 v vv dd 15.7 v input pulse voltage (vp-p of all input pins except video signal and side black signal input pins) vin 5.0 0.5 v pin description pin no. 1 2 3 4 5 6 7 8 9 10 sid sig1 (g) sig2 (r) sig3 (b) hv dd wid rgt hst vss hck1 side black signal for 4:3 display video signal (g * 1 ) to panel video signal (r * 1 ) to panel video signal (b * 1 ) to panel power supply for h driver aspect-ratio switching (h: 16:9, l: 4:3) drive direction pulse for h shift register (h: normal, l: reverse) start pulse for h shift register drive gnd (h, v drivers) clock pulse for h shift register drive 11 12 13 14 15 16 17 18 19 20 hck2 clr enb vck pcg vst dwn vv dd com test clock pulse for h shift register drive improvement pulse (1) for uniformity enable pulse for gate selection clock pulse for v shift register drive improvement pulse (2) for uniformity start pulse for v shift register drive drive direction pulse for v shift register (h: normal, l: reverse) power supply for v driver common voltage of panel test; open symbol description pin no. symbol description * 1 (r), (g) and (b) are indicated for convenience to show the correspondence with the dot arrangement diagram. +0.3 ?.4 +0.3 ?.4
?4 LCX007BNB input equivalent circuit to prevent static charges, protective diodes are provided for each pin except the power supply. in addition, protective resistors are added to all pins except video signal input. all pins are connected to vss with a high resistance of 1m (typ.). the equivalent circuit of each input pin is shown below: (the resistor value: typ.) input lc level conversion circuit (single-phase input) 2.5k w 2.5k w vv dd input level conversion circuit (single-phase input) 250 w 250 w hv dd input level conversion circuit (single-phase input) 2.5k w 2.5k w hv dd input hv dd 250 w 250 w 250 w 250 w level conversion circuit (2-phase input) input hv dd signal line (1) sig1, sig2, sig3, sid (2) hck1, hck2 (3) rgt, wid (4) hst (5) pcg, vck (6) vst, clr, enb, dwn (7) com 1m w input 1m w 1m w 1m w 1m w level conversion circuit (single-phase input) 250 w 250 w vv dd input 1m w 1m w 1m w vv dd
?5 LCX007BNB input signals 1. input signal voltage conditions (v ss = 0v) * 1 video input signal shall be symmetrical to vvc. * 2 common voltage of the panel shall be adjusted to vvc ?0.4v. level conversion circuit the LCX007BNB has a built-in level conversion circuit in the clock input unit on the panel. the input signal level increases to hv dd or vv dd . the v cc of external ics are applicable to 5 0.5v. item h driver input voltage wid, rgt, hst, hck1, hck2 (low) (high) (low) (high) vhil vhih vvil vvih vvc vsig vcom ?.5 4.5 ?.5 4.5 6.5 vvc ?4.5 vvc ?0.5 0.0 5.0 0.0 5.0 7.0 vvc ?0.4 0.3 5.5 0.3 5.5 7.2 vvc + 4.5 vvc ?0.3 v v v v v v v v driver input voltage clr, enb, vck, pcg, vst, dwn video signal center voltage video signal input range * 1 common voltage of panel * 2 symbol min. typ. max. unit
?6 LCX007BNB 2. clock timing conditions (ta = 25?) (fhckn = 7.5mhz, fvck = 15.7khz) hst rise time hst fall time hst data set-up time hst data hold time hckn * 3 rise time hckn * 3 fall time hck1 fall to hck2 rise time hck1 rise to hck2 fall time clr rise time clr fall time clr pulse width vck rise/fall to clr fall time vst rise time vst fall time vst data set-up time vst data hold time vck rise time vck fall time enb rise time enb fall time vck rise/fall to enb rise time enb pulse width pcg rise time pcg fall time pcg fall to vck rise/fall time pcg pulse width trhst tfhst tdhst thhst trhckn tfhckn to1hck to2hck trclr tfclr twclr tdclr trvst tfvst tdvst thvst trvck tfvck trenb tfenb tdenb twenb trpcg tfpcg tovck twpcg 20 ?0 ?5 ?5 3000 ?0 ?5 5 350 3450 650 1150 67 0 0 0 3100 0 15 15 400 3500 700 1200 30 30 100 40 30 30 15 15 100 100 3200 50 100 100 25 25 100 100 100 100 450 3550 20 20 750 1250 ns ? ns item symbol min. typ. max. unit hst hck clr vst vck enb pcg * 3 hckn means hck1 and hck2.
?7 LCX007BNB hst rise time hst hck clr hst fall time hst data set-up time hst data hold time hckn * 3 rise time hckn * 3 fall time hck1 fall to hck2 rise time hck1 rise to hck2 fall time clr rise time clr fall time clr pulse width vck rise/fall to clr fall time o hckn * 3 duty cycle 50% to1hck = 0ns to2hck = 0ns o hckn * 3 duty cycle 50% to1hck = 0ns to2hck = 0ns o hckn * 3 duty cycle 50% to1hck = 0ns to2hck = 0ns o hckn * 3 duty cycle 50% to1hck = 0ns to2hck = 0ns trhst tfhst tdhst thhst trhckn tfhckn to1hck to2hck trclr tfclr twclr tdclr item symbol waveform conditions 90% 10% 10% 90% hst trhst tfhst 50% 50% * 4 hst hck1 tdhst thhst 50% 50% * 3 hckn 10% 10% 90% 90% trhckn tfhckn * 4 50% 50% hck1 to2hck to1hck 50% 50% hck2 clr 90% 90% 10% 10% trclr tfclr clr 50% 50% 50% twclr tdclr vck * 4
?8 LCX007BNB vst rise time vst vck enb pcg vst fall time vst data set-up time vst data hold time vck rise time vck fall time enb rise time enb fall time vck rise/fall to enb rise time enb pulse width trvst tfvst tdvst thvst trvck tfvck trenb tfenb tdenb twenb pcg rise time trpcg pcg fall time tfpcg pcg fall to vck rise/fall time tovck pcg pulse width twpcg item symbol waveform conditions 90% 10% 10% 90% vst trvst tfvst * 4 definitions: the right-pointing arrow ( ) means +. the left-pointing arrow ( ) means ? the black dot at an arrow ( ) indicates the start of measurement. 50% 50% * 4 vst vck tdvst thvst 50% 50% vck 10% 10% 90% 90% trvckn tfvckn 90% 90% 10% 10% tfen tren enb enb 50% 50% 50% twenb tdenb vck * 4 pcg 50% 50% 50% twpcg tovck vck * 4
?9 LCX007BNB electrical characteristics (ta = 25?, hv dd = 15.7v, vv dd = 15.7v) 1. horizontal drivers item input pin capacitance hckn hst input pin current hck1 hck2 hst wid, rgt video signal input pin capacitance current consumption chckn chst csig ih hck1 = gnd hck2 = gnd hst = gnd wid, rgt = gnd hckn: hck1, hck2 (7.5mhz) ?00 ?000 ?00 ?50 7 7 ?20 ?50 ?60 ?0 250 7.5 10 10 10 pf pf ? ? ? ? pf ma symbol min. typ. max. unit condition 2. vertical drivers item input pin capacitance vck vst input pin current vck pcg, vst, en, clr, dwn current consumption cvck cvst iv ?000 ?50 7 7 ?60 ?0 1.5 10 10 4 pf pf ? ? ma symbol min. typ. max. unit condition 3. total power consumption of the panel item total power consumption of the panel (ntsc) pwr 150 250 mw symbol min. typ. max. unit 4. pin input resistance item pin-v ss input resistance rpin 0.4 1 m symbol min. typ. max. unit vck = gnd pcg, vst, en, clr, dwn = gnd vck: (15.7khz) 5. side signal input pin capacitance item side signal input pin capacitance csidon 81012nf symbol min. typ. max. unit
?10 LCX007BNB electro-optical characteristics (ta = 25?, ntsc mode) item contrast ratio 60? 60? 25? 60? 25? 60? 25? 60? 0? 25? 0? 25? 60? 25? 25? cr60 t rv 90-25 gv 90-25 bv 90-25 rv 90-60 gv 90-60 bv 90-60 rv 50-25 gv 50-25 bv 50-25 rv 50-60 gv 50-60 bv 50-60 rv 10-25 gv 10-25 bv 10-25 rv 10-60 gv 10-60 bv 10-60 ton0 ton25 toff0 toff25 f yt60 ctk 130 14.0 1.2 1.4 1.7 1.1 1.2 1.4 1.7 1.8 2.0 1.5 1.6 1.8 2.3 2.4 2.6 2.1 2.2 2.4 190 16.5 1.5 1.7 2.0 1.4 1.5 1.7 2.0 2.1 2.3 1.8 1.9 2.1 2.6 2.7 2.9 2.4 2.5 2.7 50 15 52 16 1.8 2.0 2.3 1.7 1.8 2.0 2.3 2.4 2.6 2.1 2.2 2.4 2.9 3.0 3.2 2.7 2.8 3.0 100 40 150 60 ?0 0 5 1 2 3 4 5 6 7 % v ms db s % optical transmittance v 90 v 50 v 10 on time off time v-t characteristics response time flicker image retention time cross talk symbol measurement method min. typ. max. unit
?11 LCX007BNB * measurement system i lcd panel luminance meter measurement equipment light detector back light: color temperature 6500 700k (25?) polarizer: polatechno co., ltd. thc-13u (luminance meter side) optical fiber lcd panel light receptor lens drive circuit light source basic measurement conditions (1) driving voltage hv dd = 15.7v, vv dd = 15.7v vvc = 7.0v, vcom = 6.6v (2) measurement temperature 25? unless otherwise specified. (3) measurement point one point in the center of screen unless otherwise specified. (4) measurement systems two types of measurement system are used as shown below. (5) video input signal voltage (vsig) vsig = 7.0 v ac [v] (v ac : signal amplitude) back light * measurement system ii measurement equipment 3.5 mm 1. contrast ratio contrast ratio (cr) is given by the following formula (1). cr = l (white) l (black) ... (1) l (white): surface luminance of the tft-lcd panel at the input signal amplitude v ac = 0.5v. l (black): surface luminance of the panel at v ac = 4.5v. both luminosities are measured by system i .
?12 LCX007BNB 2. optical transmittance optical transmittance (t) is given by the following formula (2). t = l (white) luminance of back light 100 [%] ... (2) l (white) is the same expression as defined in the 'contrast ratio' section. 3. v-t characteristics v-t characteristics, the relationship between signal amplitude and the transmittance of the panels, are measured by system ii . v 90 , v 50 and v 10 correspond to the each voltage which defines 90%, 50% and 10% of transmittance respectively. 4. response time response time 'ton' and 'toff' are defined by the formula (5) and (6) respectively. ton = t1 ?ton ... (5) toff = t2 ?toff ... (6) t1: time which gives 10% transmittance of the panel. t2: time which gives 90% transmittance of the panel. the relationships between t1, t2, ton and toff are shown in the right figure. 90 50 10 v 90 v 50 v 10 v ac ?signal amplitude [v] transmittance [%] input signal voltage (waveform applied to the measured pixels) 4.5v 0.5v 7.0v 0v light transmission output waveform 100% 90% 10% 0% ton t1 ton toff t2 toff
?13 LCX007BNB 5. flicker flicker (f) is given by the formula (7). dc and ac (ntsc: 30hz, rms, pal: 25hz, rms) components of the panel output signal for gray raster * 1 mode are measured by a dc voltmeter and a spectrum analyzer in system ii . f [db] = 20 log { ac component } ... (7) dc component 6. image retention time image retention time is given by following procedures. apply the monoscope signal to the lcd panel for 60 minutes and then change this signal to the gray scale of vsig = 7.0 v ac (v ac : 3 to 4v). hold v ac that maximizes image retention judging by sight. measure the time till the residual image becomes indistinct. * monoscope signal conditions: vsig = 7.0 4.5 or 2.0 [v] (shown in the right figure) vcom = 6.6v 7. cross talk cross talk is determined by the luminance differences between adjacent areas represented wi' and wi (i = 1 to 4) around black window (vsig = 4.5v/1v). cross talk ctk = 100 [%] * 1 each input signal condition for gray raster mode is given by vsig = 7.0 v 50 [v] where: v 50 is the signal amplitude which gives 50% of transmittance in v-t characteristics. black level white level vsig waveform 7.0v 0v 4.5v 2.0v 4.5v 2.0v w2 w2' w4 w4' w1 w1' w3 w3' wi' ?wi wi
?14 LCX007BNB viewing angle characteristics 90 270 180 0 30 50 70 phi q f f 180 x f 270 y f 0 f 90 z q 0 marking measurment method theta 150 100 50 20 10 cr = 5 200 10
?15 LCX007BNB optical transmittance of lcd panel (typical value) 20 15 10 5 0 500 400 700 600 wavelength [nm] trans. [%] measurement method: measurement system ii
?16 LCX007BNB description of operation 1. dot arrangement (1) (16:9 display) the dots are arranged in a delta pattern. the shaded area is used for the dark border around the display. the r corresponds to sig2, g to sig1, and b to sig3, respectively. r g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b r r r r r r r r r r r r r r r r r r r r r r aa aa aa aa aa aa aa aa aa aa aa aa b b r g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b r r r r r r r r r r r r r r r r r r r r r r b dl1 dl2 dl3 dl4 1 2 356 357 dr1 dr2 dr3 gate sw gate sw gate sw gate sw gate sw gate sw gate sw gate sw gate sw gate sw gate sw gate sw gate sw gate sw gate sw gate sw gate sw gate sw gate sw gate sw gate sw gate sw gate sw dr4 odd = 13 dots even = 14 dots odd = 1094 dots even = 1095 dots odd = 1069 dots even = 1068 dots (effective 29.918mm) odd = 13 dots even = 13 dots 479 480 1 2 3 4 3 dots 480 dots (effective 16.800mm) 3 dots r g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b gr g b g br g b g br g b g br g b g br g g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b r r r r r r r r r r r r r r r r r r r r r r r g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b gr g b g br g b g br g b g br g b g br g g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b r r r r r r r r r r r r r r r r r r r r r r b r g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b r r r r r r r r r r r r r r r r r r r r r r r g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b r r r r r r r r r r r r r r r r r r r r r r r g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b r r r r r r r r r r r r r r r r r r r r r r r g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b r r r r r r r r r r r r r r r r r r r r r r r g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b r r r r r r r r r r r r r r r r r r r r r r r g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b r r r r r r r r r r r r r r r r r r r r r r r g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b r r r r r r r r r r r r r r r r r r r r r r
?17 LCX007BNB dot arrangement (2) (4:3 display) the dots are arranged in a delta pattern. the shaded area is used for the dark border around the display. the r corresponds to sig2, g to sig1, and b to sig3, respectively. b r b g r g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b r r r r r r r r r r r r r r r r r r r r r r b dl1 dl2 dl3 dl4 1 2 44 45 46 47 48 311 312 313 314 356 357 dr1 dr2 dr3 gate sw gate sw gate sw gate sw gate sw gate sw gate sw gate sw gate sw gate sw gate sw gate sw gate sw gate sw gate sw gate sw gate sw gate sw gate sw gate sw gate sw gate sw gate sw dr4 side black 4 : 3 area side black odd = 13 dots even = 14 dots odd = 135 dots even = 134 dots odd = 1094 dots even = 1095 dots odd = 799 dots even = 800 dots (effective 22.386mm) odd = 135 dots even = 134 dots odd = 13 dots even = 13 dots 479 480 1 2 3 4 3 dots 480 dots (effective 16.800mm) 3 dots r g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b gr g b g br g b g br g b g br g b g br g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b r r r r r r r r r r r r r r r r r r r r r r r g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b gr g b g br g b g br g b g br g b g b g g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b r r r r r r r r r r r r r r r r r r r r r r r g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b r r r r r r r r r r r r r r r r r r r r r r b r g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b r r r r r r r r r r r r r r r r r r r r r r r g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b r r r r r r r r r r r r r r r r r r r r r r r g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b r r r r r r r r r r r r r r r r r r r r r r r g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b r r r r r r r r r r r r r r r r r r r r r r r g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b r r r r r r r r r r r r r r r r r r r r r r r g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b r r r r r r r r r r r r r r r r r r r r r r r g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b g br g b r r r r r r r r r r r r r r r r r r r r r r
?18 LCX007BNB 2. lcd panel operations [description of basic operations] the basic operations of the lcd panel are shown below based on the wide-display mode. a vertical driver, which consists of vertical shift registers, enable-gates and buffers, applies a selected pulse to every 480 gate lines sequentially in every horizontal scanning period. a horizontal driver, which consists of horizontal shift registers, gates and cmos sample-and-hold circuits, applies selected pulses to every 1068.5 signal electrodes sequentially in a single horizontal scanning period. vertical and horizontal shift registers address one pixel, and then turn on thin film transistors (tfts; two tfts) to apply a video signal to the dot. the same procedures lead to the entire 480 1068.5 dots to display a picture in a single vertical scanning period. the lcd pixel dots are arranged in a delta pattern, where the dots connected to the identical signal line are positioned with 1.5-dot offset against those of the adjacent horizontal line. horizontal start pulse (hst) is generated with 1.5-bit offset between the horizontal lines to regulate the above offset. hck and sample-hold (s/h) pulses follow the same 1.5-bit offset scheme. the clr pin is provided to eliminate the shading effect caused by the coupling of selected pulses. while maintaining the clr at high level, the vv dd potential drops to approximately 9.5v. this pin shall be grounded when not in use. the video signal shall be input with polarity-inverted system in every horizontal cycle. timing diagrams of the vertical and the horizontal display cycle are shown below: vertical display cycle 480h 1 2 480 (1) vertical display cycle vd vst vck horizontal display cycle 123 45 6 356 357 (2) horizontal display cycle (16:9) blk hst hck1 hck2 (3) horizontal display cycle (4:3) horizontal display cycle 1 2345 6 267 268 blk hst hck1 hck2
?19 LCX007BNB the direction of the right/left and/or up/down mean when pin 1 marking is located at right side with the pin block upside. the analog signal (sid) to display side-black shall be input by 1h inversion synchronized with the signal. 3. 3-dot simultaneous sampling horizontal driver samples sig1, sig2 and sig3 signal simultaneously, which requires the phase matching between sig1, sig2, and sig3 signals to prevent horizontal resolution from deteriorating. thus phase matching between each signal is required using an external signal delaying circuit before applying video signal to the lcd panel. the block diagram of the delaying procedure using sample-and-hold method is as follows. the lcx007 has the right/left inverse function. the following phase relationship diagram indicates the phase setting for the right scan (rgt = high level). for the left scan (rgt = low level), the phase setting shall be inverted between sig2 and sig3 signals. (right scan) 4 3 sig2 sig1 sig3 s/h s/h ac amp s/h ac amp s/h ac amp s/h sig2 sig1 sig3 ck2 ck1 ck3 ck3 ck3 hckn ck2 ck1 ck3 LCX007BNB 2 [description of operating mode] the lcd panel has the following functions to easily apply to various uses, as well as various broadcasting systems. right/left inverse mode up/down inverse mode 4:3 display mode with side-black display these modes are controlled by three signals (rgt, dwn, and wid). the setting mode is shown below: wid h h l l h l h l 16:9 right scan 16:9 left scan 4:3 right scan 4:3 left scan rgt mode dwn h l down scan up scan mode
?20 LCX007BNB display system block diagram an example of display system is shown below. sid sig2 sig1 sig3 com hst hck1 hck2 vst vck pcg enb clr wid rgt dwn sig2 * sig1 * sig3 * hsync * vsync frp sh * the sig1, 2, 3 and h sync signals with double-speed processing shall be applied to those pins in the ntsc/pal modes. rgb driver cxa1819q tg cxd2412aq lcd panel LCX007BNB
?21 LCX007BNB reliability test conditions items test conditions time high temperature operation high temperature storage high temperature & high humidity storage temperature cycle vibration ta = 70? hv dd = 15.7v vv dd = 15.7v ta = 85? ta = 40? 95% rh ta = ?0 to +85? x, y, z, 1.5mm 10 to 55hz (1min. reciprocation) 250h 250h 250h 10cy 20min. for each direction panel appearance and performance after those tests must conform with the standards. anti-electrostatic discharge test results conditions: c = 200pf, rs = 0 result: pins except pin no.8 have the strength more than 200v. breakdown voltage up to 100v 101 to 200v + pin 8
?22 LCX007BNB marking side direction of incidence important (1) direction of incident light allow incident light to hit upon an opposite side of a mark-indicated surface. (2) polarizer this lcd is attached with a polarizer. a suitable heat-dissipation method shall be incorporated to suppress optical degradation of a polarizer. (3) light source use visible light (wavelength l = 400 to 780nm) as a light source. do not use a light source containing infrared or ultraviolet components. suppress leakage light (reflection light) into a backside of a panel to sufficiently weak level or shut it out completely.
?23 LCX007BNB notes on handling (1) static charge prevention be sure to take following protective measures. tft-lcd panels are easily damaged by static charge. a) use non-chargeable gloves, or simply use bare hands. b) use an earth-band when handling. c) do not touch any electrodes of a panel. d) wear non-chargeable clothes and conductive shoes. e) install conductive mat on the working floor and working table. f) keep panels away from any charged materials. g) use ionized air to discharge the panels. (2) protection from dust and dirt a) handle in clean environment. b) when delivered, a surface of a panel (polarizer) is covered by a protective sheet. peel off the protective sheet carefully not to damage the panel. c) do not touch the surface of a panel. the surface is easily scratched. when cleaning, use a clean-room wiper with isopropyl alcohol. be careful not to leave stain on the surface. d) use ionized air to blow off dust at a panel. (3) other handling precautions a) do not twist or bend the flexible pc board especially at the connecting region because the board is easily deformed. b) do not drop a panel. c) do not twist or bend a panel or a panel frame. d) keep a panel away from heat source. e) do not dampen a panel with water or other solvents. f) avoid to store or to use a panel in a high temperature or in a high humidity, which may result in panel damages. g) minimum bent radius rating for flexible substrates is 1mm. h) panel screw torque should not exceed 3kg ?cm.
?24 LCX007BNB package outline unit: mm active area electrode (enlarged) p 1.0 19 = 19.0 0.1 0.6 0.05 1.0 0.15 0.5 0.15 4.0 0.3 pin20 pin1 40.5 0.15 20.25 0.25 (29.9) (16.8) 13.6 0.25 2.0 0.1 1.5 0.15 f 2.5 ?0.1 (42.5) (40.5) 76.5 1.3 30.75 0.2 34.0 0.2 36.0 0.15 2- f 3.5 2-r0.5 21.0 0.15 31.4 0.2 4.55 0.1 9.75 1.5 except cover 3.4 0.1 thickness of the connector 0.3 0.05 1.8 0.1 polarizing axis 0 the rotation angle of the active area relative to h and v is 1? incident light description molding material outside frame reinforcing board reinforcing material polarizing film f p c no 1 2 3 4 5 6 weight 7g cover 7 1 2 3 4 5 6 7 6


▲Up To Search▲   

 
Price & Availability of LCX007BNB

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X